

Gold Coast- MT / DT

Intel PROCESSOR SANDY BRIDGE LGA1155


Intel Cougar Point

REV A00




Title		TBD	
DWG NO	Gold Coast_MT/DT		Rev A00
Date:	Friday, December 24, 2010	Sheet	19 of 70


1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-14. CPU
- 15-16. DDR3 Conn: CHA
- 17-18. DDR3 Conn: CHB
19. TBD
20. Clock GEN
- 21-30. PCH
31. PCH MISC Conn/BUZ/ID
- 32-33. SIO:SMSC5544
- 34-35. LAN: INTEL LEWISVILLE
- 36-37 AUDIO:ALC269Q
38. Slot1: PCIe 16x
39. Slot4: PCIe 4x
40. TBD
41. Display Port
42. VGA Conn
43. SATA Conn
44. TBD
45. Rear USB
46. TPM & TCM
47. Thermal Sensor Conn
48. FAN
49. PS2 Conn
50. COM1
51. SPI
52. XDP
53. Pilot Run Conn
54. EMI
55. COM2 HDR
56. Front Panel
57. TBD
58. Slot3: PCI
59. Slot2: PCIe 1x
60. SATA_MT
61. Flexbay USB_MT
62. PRT Port_MT
63. Power Conn
64. Power Sequence
- 65-66. Power: Linear Power
- 67-68. Power: Vcore PWM
69. Power: VCCIO/VCCSA
70. Power: DDR3/5Vdual/5VUSB




DELL INC.




POWER DELIVERY MAP



**INC.**


Title		
Power Delivery Map		
DWG NO		Rev
Gold Coast_MT/DT		A00
Date	Friday, December 24, 2010	Sheet 4 of 70

SMBUS DIAGRAM




POWER ON Timing Diagram



G3 to S4/S5 Timing Diagram



Deep Sleep Entry




Deep Sleep Exit



RESET / Power Good MAP

Sequence Signal Name:

- (1) O_PWRBTN#IN
- (2) S_SLP_S4# S_SLP_S3# S_SLP_M#
- (3) O_PSON#
- (4) B_ATX_PWROK
- (5) PCH_MEPWRGD
- (6) S_PCH_SYSPWROK P_VR_READY
- (7) PWRGD_3V
- (8) H_DRAMPWROK D3_RESET#
- (9) H_PWRGD
- (10) S_PLTRST# H_RESET#_R S_PLTRST#_R
- (11) X_PLTRST_PCIE_SLOT# K_PCIRST#_SLOT
- (12) A_Z_RST#




Deep Sleep Exit MAP

Sequence Signal Name:

- (D1) O_PWRBTN#IN
- (D2) S_SLP_SUS#
- (D3) S_RSMRST#
- (D4) S_SUSWAEN#
- (D5) S_SUS_PWR_ACK#









 INC.		CPU-4: DDR3_CHB	
Gold Coast_MT/DT		A00	
Title	DWG NO	Date	Sheet
Friday, December 24, 2010	12	of	20


+V CORE






PE115527-4041-00F



PE115527-4041-00F



PE115527-4041-00F




CPU-5: Power

DWG NO **Gold Coast_MT/DT** Rev **A00**

Date: **Friday, December 24, 2010** Sheet **13** of **70**




CHANNEL A BANK 1
SMB ADDRESS:000





Title			
DDR3 Conn: CHA_1 (DIMM3)			
DWG NO			Rev
Gold Coast_MT/DT			A00
Date:	Friday, December 24, 2010	Sheet	15 of 70

CHANNEL A BANK 2
SMB ADDRESS:001




CLOSE TO DIMM POWER PIN




Title			
DDR3 Conn: CHA_2 (DIMM1)			
DWG NO			Rev
Gold Coast_MT/DT			A00
Date:	Friday, December 24, 2010	Sheet	16 of 70




CHANNEL B BANK 1
SMB ADDRESS:010



CHANNEL B BANK 2
SMB ADDRESS:011






Title			
DDR3 Conn: CHB_2 (DIMM2)			
DWG NO			Rev
Gold Coast_MT/DT			A00
Date:	Friday, December 24, 2010	Sheet	18 of 70




+3V_CLK_IO

Dummy CK505 circuit for Cost down Add CK505 buffer thru mode circuit-20091225



FREQ	BSEL0	BSEL1	BSEL2
1.00	1	0	1
1.33	1	0	0




INC.

Clock GEN

Gold Coast_MT/DT

Page 20 of 70

Change AV14 to
K_PCIRST#_SLOT-12/28/09




GNT [3:0] have Internal Pull-High to 3.3V




[26,41] V_DDSP_C_HPD
[42] V_GPI_VGA_CBL_DET#
POE_MINI_CPUE_DETECT#

US1A



PCI




BD80067

K_AQ#1.0 [58]


K_CBE#3.0 [58]

K_INT# change to
V_DDSP_C_HPD-12/28/09
20100108: Remove
V_DDSP_C_HPD pull-up

POE_MINI_CPUE_DETECT#
GPI_VGA_CBL_DET#
POE_MINI_CPUE_DETECT#



K_PME# add RS198 to pull-up
+3V_PCAUX; CRB 0.7-12/28/09
20100108: Dummy RS198;
PDG 0.8



S_SATA1GP has external 10k pull-up; CRB 0.7

20091209: Have to check with Intel
20091230: Reserved RS171 and
RS201 for Boot select

Boot BIOS Select

Boot Device	GNT1	SATA1GP
LPC	0	0
PCI	1	0
NAND	0	1
SPI	1	1

GNT3# Internal pull-up.



DG 0.7
GNT3 is top block swap mode:
connect to ground with 4.7k ohm weak
pull down resistor for top block swap mode
GNT2#/GPIO53:ESI strap for server platform
ONLY,Do not pull low.

Title

DWG NO

Date: Friday, December 24, 2010


PCH-1: PCI


Gold Coast_MT/DT

Rev

A00



Sheet 21 of 70





20100106: Remove ONFI function since not support

S_NVR_CLE internal pull-down.



20100106: Remove RS96; CRB 0.7
 20100106: Swap C_PCH_PCI0_R and C_PCH_SL1_R; CRB 0.7
 20100106: Disconnect AT11 and left Test point; CRB 0.7


20100106: Change to
 22ohm; PDG 0.8

[46.53] C_LPC_TPM << RC97 22 C_LPC_TPM_R AT11
 [21] C_PCH_SB << RC98 22 C_PCH_PCH_R AT12
 [32] C_LPC_SIO << RC99 22 C_LPC_SIO_R AT17
 [58] C_PCH_SL1 << RC100 22 C_PCH_SL1_R AT14

20100107: Swap CLKOUTFLEX CLK out; PDG 0.6

[32] C_14M_SIO << RC101 22 S_TP_CLKOUTFLEX0 AT9
 [46] C_14M_TPM << RC102 22 S_TP_CLKOUTFLEX0 AW5
 [23] C_14M_MCH << RC104 91 Ohm XCLK_RCOMP AL2
 [23] C_14M_MCH << RC104 91 Ohm XCLK_RCOMP AN8

20100108: Change
 Power Source




DON'T CHANGE TO 0402

8/12

BD62067

20091216 PCIECLKRQ1/GPIO18 is
 mobile chip only, RC110, RC111 and
 signal net "S_PCIECLKREQ#1"
 removed.

20100106: GPO_WLOM move to GPIO14




Pull-down for integrated clock gen-11/25/09
 20100105: Dummy all pull-down resistors since
 use buffer thru mode

20100106: Reserved RC123,RC124; CRB 0.7
 20100107: RC121,RC122 mount; PDG 0.8

[20.22] C_96M_PCH# >> RC129 10K
 [20.22] C_96M_PCH >> RC130 10K
 [20.22] C_DMI_PCH# >> RC131 10K
 [20.22] C_DMI_PCH >> RC132 10K
 [20.23] C_SATA_PCH# >> RC133 10K
 [20.23] C_SATA_PCH >> RC134 10K

C_14M_MCH RC120 10K
 C_PCH_CS# RC121 10K
 C_PCH_CSI RC122 10K
 C_DMI_PCH# RC123 10K
 C_DMI_PCH RC124 10K

CLKIN_GND1_N W53 C_PCH_CS#
 CLKIN_GND1_P W52 C_PCH_CSI
 CLKOUT_PC10 R52 C_PCH_TPM# [52]
 CLKOUT_PC12 R52 C_PCH_TTP [52]
 CLKOUT_PC3 AE2
 CLKOUT_PC7N AE2
 CLKOUT_PC17N AE2
 CLKOUT_DMI_N R31 C_PCH_100M_MCP# [9]
 CLKOUT_DMI_P R31 C_PCH_100M_MCP [9]
 CLKIN_GND1_N R27 C_DMI_PCH#
 CLKIN_GND1_P R27 C_DMI_PCH
 CLKOUT_DP_N / CLKOUT_BCLK1_N N56 S_TP_CLK_DP_PCH_DP
 CLKOUT_DP_P / CLKOUT_BCLK1_P N55 S_TP_CLK_DP_PCH_DP
 CLKOUT_PCIEIN AE6 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIEIN AE6 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIE1N AA5 C_SIO_PCH# [52]
 CLKOUT_PCIE1P W5 C_SIO_PCH [52]
 CLKOUT_PCIE2N AB12
 CLKOUT_PCIE2P AB14
 CLKOUT_PCIE3N AB9 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIE3P AB9 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIE4N Y9 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIE4P Y9 S_TP_CLK_SIO_PCH_DP
 CLKOUT_PCIE5N AF3 C_PCIEX1# [58]
 CLKOUT_PCIE5P AG2 C_PCIEX1_2 [58]
 CLKOUT_PCIE6N AB3 C_PCIEX1# 1
 CLKOUT_PCIE6P AA2 C_PCIEX1_1
 CLKOUT_PEG_A_N AG8 C_PCIEX16_1_R RS205 0
 CLKOUT_PEG_A_P AG9 C_PCIEX16_1_T RS204 0
 CLKOUT_PEG_B_N AE12 C_PCIEX1# [38]
 CLKOUT_PEG_B_P AE11 C_PCIEX1_1 [38]









PCH-8: Clock

Gold Coast_MT/DT



A00

Date: Friday, December 24, 2010 Sheet 27 of 70




POWER

9/12



Pin R25, R36, AL44, AL43, P36 change to VSS and connect to GND-11/27



INC.

Title

PCH-9: Power 1

DWG NO




Gold Coast MT/DT

Date: Friday, December 24, 2010


Sheet 26 of 70

Rev

A00



Title			
PCH-11: GND			
DWG NO	Gold Coast_MT/DT		Rev A00
Date: Friday, December 24, 2010	Sheet	30	of 70



SCH5544 Decoupling

20100107: Remove RO47, RO53 and O_RTS1#_R strapping, SMSC suggestion

	SPEAKER	DTR1#
PULL HIGH	Disable	Flash Enable
PULL LOW	Enable	Parallel Enable

SIO STRAPPING

20100104: Removed useless dummied components, and only left O_PECI_READY pull-up

5544 PRE-POST DIAG PG GENERATION

[20,24,52,64,67] P_VR_READY >>

DELL INC.

Title: **SIO-SCH5544-2 (MISC)**

DWG NO: **Gold Coast_MT/DT** Rev: **A00**

Date: Friday, December 24, 2010 Sheet: 33 of 70


20091216 Intel 82579 schematic check list 0.5:
 Change net name from CLK_REQ_N to S_FLEXBAY_HDR_CBL_DET#
 20100105: Remove RL2 and S_FLEXBAY_HDR_CBL_DET#
 connection since useless; PDG 0.8

near the PCIe transmitter:
 [22] X_L1X1_R0P << CL1 10.1uF
 [22] X_L1X1_R0N << CL3 10.1uF
 [22] X_L1X1_T0P << CL4 10.1uF
 [22] X_L1X1_T0N << CL4 10.1uF

20091216 CRB0.7 :Connect a series CL24
 (10 pF) capacitor to XTAL_OUT (pin 9).

less than 325 mils

Close to PINS (VDD)



+3V_LAN

UL1 10K

CLK_REQ_N
PE_RST_N

PE_CLKP
PE_CLKN

PETP
PETN

PERP
PERN

SMB_CLK
SMB_DATA

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

MDI_PLUS_0
MDI_MINUS_0
MDI_PLUS_1
MDI_MINUS_1
MDI_PLUS_2
MDI_MINUS_2
MDI_PLUS_3
MDI_MINUS_3

L_MD0_+ [35]
L_MD0_- [35]
L_MD1_+ [35]
L_MD1_- [35]
L_MD2_+ [35]
L_MD2_- [35]
L_MD3_+ [35]
L_MD3_- [35]

RSVD_NC
RSVD_1/VCCP3P3
RSVD_2/VCCP3P2
VDD3P3_IN

VDD3P3_OUT

VDD3P3_1
VDD3P3_2
VDD3P3_3

VDD1P0_7
VDD1P0_8
VDD1P0_9
VDD1P0_1
VDD1P0_2
VDD1P0_3
VDD1P0_4
VDD1P0_5
VDD1P0_6

CTRL_1P0
VSS_EPAD

Net VDD1P0 and
L1_LAN_1P0_CTRL
keep short and wide

20100107: Dummy RL9 and
Mount LL1; CRB 0.7

+3V_LAN

Place near pin

RL4 3.3K
RL5 3.3K

CL5 1uF
CL6 1uF
6.3V_XSR +/-10%
6.3V_XSR +/-10%

CL9 22uF
CL10 1.1uF
16V_XSR +/-10%
6.3V_XSR +/-20%

LL1 4.7uH

RL9 0
+/-5%
Dummy

CL24 10uF
CL15 22uF
CL16 10uF
10V_XSR +/-10%
6.3V_XSR +/-20%

CL7 33uF
CL8 33uF
60V+/- 50uF 705

CL1 10.1uF
CL3 10.1uF
CL4 10.1uF

RL7 10K
RL8 10K
Dummy

RL12 1K
RL13 3.01K
+/-1%

XTAL 25MHz

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N

LED0
LED1
LED2

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK

XTAL_OUT
XTAL_IN

TEST_ENABLE

RBIS

82579

LAN_DISABLE_N


LED0
LED1
LED2


JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TCK


XTAL_OUT
XTAL_IN


TEST_ENABLE

LAN POWER














**Slot4: PCIe 4x****Gold Coast_MT/DT**

A00


Date: Friday, December 24, 2010 Sheet 39 of 70





 INC.		
Title TBD		
DWG NO	Rev	A00
Gold Coast_MT/DT		
Date:	Friday, December 24, 2010	Sheet 40 of 70



Display Port Hotplug Detect



DELL INC.

[illegible]

VGA Connector

[illegible]

VGA Connector

Change to short pad and remove VC19, CV22, CV25 for cost down-11/23/09

Dummy for Cost down-11/23/09

VGA_SERIALA

VGA

CONN - Dualport

V_GPI_VGA_CBL_DET# [21]

V_BLUE_R

V_GREEN_R

V_RED_R

CV28 100pF 50V, NPO, +/-5%

CV29 0.1uF 16V, X7R, +/-10%

CV26 0.1uF 16V, X7R, +/-10%

CV27 0.1uF 16V, X7R, +/-10%

FUSE 1.1A VGAPWR_F_20

RV2 0.1uF 16V, X7R, +/-10%

RV25 150 +/-1% 50V, NPO, +/-0.25pF

RV27 150 +/-1% 50V, NPO, +/-0.25pF

RV31 150 +/-1% 50V, NPO, +/-0.25pF

RV33 100 +/-1%

RV34 0

RV35 100 +/-1%

RV36 100 +/-1%

RV37 100 +/-5% Dummy

RV38 4.7K +/-5%

RV39 100 +/-5% Dummy

RV23 2.2K +/-5%

RV24 2.2K +/-5%

RV28 2.2K +/-5%

RV29 2.2K +/-5%

CV17 3.3pF 50V, NPO, +/-0.25pF

CV18 3.3pF 50V, NPO, +/-0.25pF

VGA Connector

Change to short pad and remove VC19, CV22, CV25 for cost down-11/23/09

Dummy for Cost down-11/23/09

VGA_SERIALA

VGA

CONN - Dualport

V_GPI_VGA_CBL_DET# [21]

V_BLUE_R

V_GREEN_R

V_RED_R

CV28 100pF 50V, NPO, +/-5%

CV29 0.1uF 16V, X7R, +/-10%

CV26 0.1uF 16V, X7R, +/-10%

CV27 0.1uF 16V, X7R, +/-10%

FUSE 1.1A VGAPWR_F_20

RV2 0.1uF 16V, X7R, +/-10%

RV25 150 +/-1% 50V, NPO, +/-0.25pF

RV27 150 +/-1% 50V, NPO, +/-0.25pF

RV31 150 +/-1% 50V, NPO, +/-0.25pF

RV33 100 +/-1%

RV34 0

RV35 100 +/-1%

RV36 100 +/-1%

RV37 100 +/-5% Dummy

RV38 4.7K +/-5%

RV39 100 +/-5% Dummy

RV23 2.2K +/-5%

RV24 2.2K +/-5%




RV28 2.2K +/-5%


RV29 2.2K +/-5%

CV17 3.3pF 50V, NPO, +/-0.25pF


CV18 3.3pF 50V, NPO, +/-0.25pF

SATA x 3



		
Title		
SATA Conn		
DWG NO	Rev	A00
Gold Coast_MT/DT		
Date: Friday, December 24, 2010	Sheet	43 of 70

Rear USB CONNECTOR



Title

Rear USB

DWG NO

Gold Coast_MT/DT

Date

Friday, December 24, 2010



Sheet


45 of 70

Rev



A00

(Default) ST Micro	POP S	CF4
ZTE	POP Z	CF2,CF4,CF7,RF10,RF19,RF20,RF21
Jetway	POP J	CF2,CF8,RF10,RF16,RF21








Change net to O_TR_MB+/-; SMSC suggestion-12/08/09
Removed THRM1 since useless-01/01/10




Title		
Thermal Sensor Conn		
DWG NO	Rev	A00
Gold Coast_MT/DT		
Date: Friday, December 24, 2010 Sheet 47 of 70		

KB/MS




DELL INC.	
Title	
PS2 Conn	
DWG NO	Rev
Gold Coast_MT/DT	A00
Date: Friday, December 24, 2010	Sheet 49 of 70



Serial Port 1





placed near GD75232




- 1. CO41 decouple change from +12V to O_+12VCOM-12/03/09
- 2. CO42 decouple change from -12V to O_-12VCOM-12/03/09



placed near connector



SPI



Dummy for cost down-11/23/09

20100329: SPI_ROM1 Package Type change to DIP from SMD, when usage SPI_1 socket





20100512: SPI_ROM1 change to NUMONYX_M25PX16-VMW6TG and mount

20100512: SPI_ROM1 rename to SPI1

20100930: SPI1 change to MXIC_MX25L1606EM2I-12G

SPI1

MX25L1606EM2I-12G




20100309: SPI2 Package Type change to DIP from SMD, when usage SPI_2 socket


20100930: SPI2 change to MXIC_MX25L6445EMI-10G

SPI2


MX25L6445EMI-10G



XDP Connector - CPU



XDP Connector - PCH



Power Bottom

20091209: change to
20091216: signal name
O_PWRBTN#IN
change to O_PWRBTN#IN
[24,32,52,56]

For debugging

Reset Bottom

For debugging

Power Bottom

20091209: change to
20091216: signal name
O_PWRBTN#IN
change to O_PWRBTN#IN
[24,32,52,56]

For debugging

3V_DUAL

1K RC099

100 RC101 5% ±

Dummy

CONN-Switch

PWR_SWH

Dummy

Reset Bottom

For debugging

[24,52] FP_RST#

100 Ohm RC102 5% ±



50V, X7R, 470pF CO49 10% ±

Dummy

CONN-Switch

RST_SWH

Dummy



20091209: change to
20091216: signal name
O_PWRBTN#IN
change to O_PWRBTN#IN
[24,32,52,56]

Power Bottom

Reset Bottom

LPC DEBUG

DELL INC.

Title



Pilot Run Conn

DNWG NO

Gold Coast_MT/DT

Date: Friday, December 24, 2010 Sheet 53 of 70

New A00



			
<p align="center">Pilot Run Conn</p>			
DWG NO		Rev	
<p align="center">Gold Coast MT/DT</p>		A00	
Date	Friday, December 24, 2010	Sheet	53 of 70

			
<p align="center">Pilot Run Conn</p>			
DWG NO		Rev	
<p align="center">Gold Coast MT/DT</p>		A00	
Date	Friday, December 24, 2010	Sheet	53 of 70

			
<p align="center">Pilot Run Conn</p>			
DWG NO		Rev	
<p align="center">Gold Coast MT/DT</p>		A00	
Date	Friday, December 24, 2010	Sheet	53 of 70

			
<p align="center">Pilot Run Conn</p>			
DWG NO		Rev	
<p align="center">Gold Coast MT/DT</p>		A00	
Date	Friday, December 24, 2010	Sheet	53 of 70







Figure 1 shows eight circuit diagrams for different pins of the ADXL345, each with a recommended capacitor value and voltage rating. The capacitors are labeled CP222 through CP234. The voltage ratings are 16V for VDDIO, VDD, VDDA, SDA, SCL, CS, and AD0, and 5V for GND. The tolerance is ±10% for all capacitors.

Pin	Capacitor Value	Voltage Rating	Tolerance
VDDIO	0.1µF	16V	±10%
VDD	0.1µF	16V	±10%
VDDA	0.1µF	16V	±10%
SDA	0.1µF	16V	±10%
SCL	0.1µF	16V	±10%
CS	0.1µF	16V	±10%
AD0	0.1µF	16V	±10%
GND	10µF	5V	±10%




Move PWR_SW conn to
page56 20091126

Serial Port 2 Header






Title		
COM2 HDR		
DWG NO	Gold Coast_MT/DT	New A00
Date	Friday, December 24, 2010	Sheet 55 of 70



Front USB/LED Header




FP_CHAS_DET#	MT/DT
0	MT
1	DT

IRQ: CDAB
IDSEL: AD18
REQ/GNT: 0







SATA port 3 only for MT





Title		SATA_MT	
DWG NO	Gold Coast_MT/DT	Rev	A00
Date:	Friday, December 24, 2010	Sheet	60 of 70




stuff on 20100723-EMC request


Print Port




ATX POWER CONNECTOR



For Deep Sleep




RESUME RESET Logic






Title			
Power Sequence			
DWG NO			Rev
<i>Gold Coast_MT/DT</i>			A00
Date:	Friday, December 24, 2010	Sheet	64 of 70





+3V_EPW



+2.5V Ref for OP(U1)



Title	Power-1:Linear Power-1	
DWG NO	Gold Coast_MT/DT	Rev A00
Date:	Friday, December 24, 2010	Sheet 65 of 70



DELL INC.


Title **Power-2:Linear Power-2**


DWG NO	
--------	--

Gold Coast_MT/DT


Rev	A00
-----	-----

Date: Friday, December 24, 2010 Sheet 66 of 70





+V_1.5_SM Power (DDRIII)



Max. output current = 1.5A



Title	Power-6: DDR3/5Vdual/5VUSB
-------	----------------------------

DWG NO	Rev
--------	-----

Gold Coast_MT/DT		ADD	
Date:	Friday, December 24, 2010	Sheet	70 of 70

IRQ Routing Table

	INTA#	INTB#	INTC#	INTD#	IDSEL	REQn#	GNTn#
Slot3	C	D	A	B	18	0	0

STRAPPING Table

CPU side			Description
CFG{17:0}			
[2]	PCI Express static x16 lane numbering reversal	1: normal 0: lane numbers reversed	Default
[6:5]	PCI Express Bifurcation	00: 1x8, 2x4 PCI Express 01: reserved 10: 2x8 PCI Express 11: 1x16 PCI Express	Default

Clock Gen.

FREQ	C_CK_BSEL0	C_CK_BSEL1	C_CK_BSEL2
100	1	0	1
133	1	0	0

Default

PIN NAME	NET		Strapping description
PCI2/TME (PIN4)	C_CK505_33M_PCI2	1	Overclocking DISABLED
		0	Overclocking ENABLED
PCI4/SRC5_EN (PIN6)	C_CK505_33M_PCI4	1	SRC5
		0	CPU_STOP# and PCI_STOP#
PCIF5/ITP_EN (PIN7)	C_CK505_33M_PCI5	1	CPU_ITP
		0	SRC8
PCI3/CFGP (PIN5)	C_CK505_33M_PCI3	Low	See CFG Table
		Mid	See CFG Table
		High	See CFG Table

SIO SMSC5544

PIN NAME	NET		Strapping description
GP070 / PWM4 (PIN127)	O_SPEAKER	1	Diag_En Disable
		0	Diag_En Enable
DTR1# [TEST_EN] /GP051 (PIN104)	O_DTR1#_R	1	PE BOOT Loader Strap (DTR1#)= Load from SPI
		0	PE BOOT Loader Strap (DTR1#)= No Load from SPI

PCH

On-Die PLL Voltage Regulator Voltage Select

HDA_SYNC	Description
High	1.5V
Low	1.8V

DEFAULT

On-Die PLL Voltage Regulator

GPI028 (IN-PU)	Description
High	Regulator is enabled.
Low	Regulator is disabled.

DEFAULT

Topblock Swap Mode

GNTJ8/GPIO55 (IN-PU)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable

DEFAULT

No Reboot Mode

SPER (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable

DEFAULT

Integrated 1.05V VRM

INTVRMEN	Description
High	Integrated 1.05V VRM: Enable
Low	Integrated 1.05V VRM: Disable

DEFAULT

TLS Confidentiality

GPI015 (IN-PD)	Description
High	ME Crypto TLS cipher suite with confidentiality
Low	ME Crypto TLS cipher suite with no confidentiality

DEFAULT

Flash Descriptor Override Strap

HDA_SDO	Description
High	Flash descriptor security will be override
Low	Disable ME in Manufacturing Mode

DEFAULT

DMI Rx Termination Voltage

SPI_MOSI (IN-PD)	Description
Low	DMI Rx Termination Voltage

DEFAULT

DMI Termination Voltage

NV_CLE (IN-PD)	Description
High	DMI and FDI Tx/Rx Termination Voltage

DEFAULT

Boot BIOS Destination Selection

GNTI8 (IN-PU)	SATA1GP/GP19 (IN-PU)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
Low	High	Flash cycle routed to NAND
High	High	Flash cycle routed to SPI

DEFAULT

Deep S4/S5 Well on-die Voltage Regulator Enable

DEWVRMEN	Description
High	Enable
Low	Disable

DEFAULT

Digital Port C Strap

DDPC_CTRLDATA	Description
High	Configure Port C
Low	Disable

DEFAULT



